首页
后端开发
C
基于 FPGA 的 USB 2.0 接口实现

基于 FPGA 的 USB 2.0 接口实现

29 次浏览 0 条评论
rar
rar

采用 FPGA 控制 CY7C68013A 成功实现 USB 2.0 接口，经测试运行正常。

rar
fpga控制cy7c68013a做成的USB2.0.rar 预估大小：37个文件
folder
fpga控制cy7c68013a做成的USB2.0 文件夹
folder
simulation 文件夹
file
modelsim.ini.sav 215B
file
modelsim.ini 217B
folder
designer 文件夹
folder
impl1 文件夹
file
usb_top.tcl 173B
file
usb_top.pdb 46KB
folder
usb_top.dtf 文件夹
file
verify.log 233B
folder
simulation 文件夹
file
usb_top.ide_des 647B
folder
usb_top_fp 文件夹
file
usb_top.log 964B
folder
projectData 文件夹
file
usb_top.pdb 47KB
file
$$FlashPro_05028.L$$ 1015B
file
usb_top.pro 1KB
file
usb_top.adb 150KB
folder
usb_top.pdb.depends 文件夹
file
designer.log 8KB
folder
hdl 文件夹
file
usb_write_0103.v 3KB
file
usb_read_0103.v 3KB
file
usb_top.v 4KB
folder
viewdraw 文件夹
folder
sch 文件夹
folder
sym 文件夹
folder
vf 文件夹
file
project.lst 48B
file
viewdraw.ini 2KB
folder
wir 文件夹
folder
coreconsole 文件夹
folder
smartgen 文件夹
file
smartgen.aws 366B
file
usb_0105.prj 5KB
folder
constraint 文件夹
folder
component 文件夹
folder
phy_synthesis 文件夹
folder
synthesis 文件夹
file
stdout.log 1KB
file
run_options.txt 1KB
file
usb_top.srd 24KB
file
usb_top_sdc.sdc 376B
file
usb_top.srr 15KB
file
usb_top.edn 66KB
folder
backup 文件夹
file
usb_top.srr 16KB
folder
coreip 文件夹
file
usb_top.srs 11KB
file
usb_top.sdf 18KB
file
usb_top.map 28B
file
usb_top.areasrr 5KB
file
usb_top_syn.prj 576B
file
usb_top.srm 197KB
file
usb_top.tlg 2KB
folder
syntmp 文件夹
file
usb_top.msg 2KB
file
usb_top.plg 379B
file
readme.txt 305B
folder
stimulus 文件夹
rar 文件大小：268.59KB